Search

Senior/Staff FPGA & Electrical Engineer

PublishedPublished: 6/14/2022
Manufacturing
|

Job Description

Senior/Staff FPGA & Electrical Engineer– San Diego, CA

\n


\n

I’m hiring a Senior/Staff FPGA & Electrical Engineer for a pre-commercial company developing next-generation implantable electronics. This is a hands-on, technically deep role owning the electrical and programmable-logic design of the implant from concept through design verification.

\n


\n

What You’ll Do

\n

    \n
  • Architect and develop synthesizable HDL (VHDL or SystemVerilog) for a low-power FPGA serving as the implant’s health, status, control, and communications controller
  • \n

  • Implement supervisory functions: power sequencing, voltage/current/temperature monitoring, watchdogs, fault detection, and safe-state transitions
  • \n

  • Define and implement the implant side of a low-power serial link to distributed sensing electronics, proven in FPGA emulation with silicon partners ahead of hardware
  • \n

  • Design fault-tolerant control and monitoring logic, including redundant monitors, independent shutdown paths, and fail-safe defaults; lead FMEA and fault-tree analysis per ISO 14971
  • \n

  • Own the implant’s electrical architecture, including custom silicon integration, inductive charging, RF telemetry, and power budgeting
  • \n

  • Lead miniaturized PCB and flex-rigid design in Altium
  • \n

  • Define and execute electrical and FPGA verification plans within design controls (IEC 60601-1, IEC 62304, ISO 14708)
  • \n

  • Review and debug firmware and test software alongside the firmware team; support design transfer to contract manufacturers
  • \n

\n


\n

What You Bring

\n

    \n
  • BS in Electrical Engineering, Computer Engineering, or related field
  • \n

  • 8+ years in mixed-signal hardware design for miniaturized, high-reliability electronic systems
  • \n

  • 5+ years of hands-on FPGA development on low-power families, including timing closure, clock-domain crossing, and simulation-based verification
  • \n

  • Serial interface design experience on low-power, resource-constrained systems: LVDS signaling, framing and error detection, SPI/I2C, register maps
  • \n

  • Design of safety-relevant or fault-tolerant digital systems
  • \n

  • Hands-on inductive power transfer or resonant/magnetics design
  • \n

  • High-density PCB and flex design in Altium; SPICE and signal-integrity analysis
  • \n

  • Ability to read, debug, and review embedded C firmware
  • \n

  • Experience taking electronic subsystems from prototype through design verification into production
  • \n

\n


\n

Nice to Have

\n

    \n
  • Active implantable device experience (neurostimulators, cochlear implants, cardiac rhythm devices)
  • \n

  • Custom silicon co-design and FPGA emulation of partner RTL
  • \n

  • Functional safety standards (IEC 60601-1 PEMS, IEC 61508, ISO 26262, DO-254)
  • \n

  • Implantable or body-worn antenna/RF design with EM simulation (HFSS, CST, COMSOL)
  • \n

  • Coil design and EM/thermal modeling, including MRI compatibility
  • \n

  • Low-noise neural or bioelectric front-end design
  • \n

  • Experience supporting IDE, PMA, or 510(k) submissions
  • \n

Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...